ASIC Digital Design Engineer, Staff

3 settimane fa

Pavia, Italia Synopsys A tempo pieno

We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer and data recovery circuits is a strong plus. The position offers an excellent opportunity to work with an expert team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.


The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments.


Key Qualifications:
  • BSEE or MSEE plus a minimum of 4-5 years of digital design and verification experience in the industry
  • Good experience in writing block-level test-cases including constrained directed random tests
  • Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is required
  • Must have solid experience of digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows
  • Scripting experience in Shell, Perl, Python and TCL is a plus
  • Good theoretical and practical understanding of digital signal processing and data recovery circuits is required
  • Good communication skills for interacting between different design groups and customer support teams are required
  • Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines
  • Resolves issues in creative ways and exercises independent judgment in selecting methods and techniques to obtain solutions
  • Will guide more junior peers with aspects of their job. Networks with senior internal and external personnel in own area of expertise
  • Must exhibit ability to produce good results as an individual and team contributor
Preferred Experience:
  • RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog
  • Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures
  • Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools
  • Enhancing and maintaining existing SERDES PHY IPs supporting multiple protocols
  • Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.


Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.


Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

#J-18808-Ljbffr

  • ASIC Digital Design, Staff Engineer

    4 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    1 mese fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    1 settimana fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    1 settimana fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • Physical Design Engineer, Sr. Staff

    7 giorni fa

    Pavia, Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...

  • ASIC Digital Design, Sr Engineer

    3 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...

  • Physical Design Engineer, Sr. Staff

    4 giorni fa

    Pavia (PV), Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...

  • ASIC Digital Design, Sr Engineer

    7 giorni fa

    Pavia (PV), Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products....

  • ASIC Digital Verification, Sr Staff Engineer

    4 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • ASIC Digital Verification, Sr Staff Engineer

    1 mese fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • Digital Design Engineer

    4 settimane fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    4 settimane fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    1 settimana fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using...

  • Analog Design, Staff Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...

  • ASIC Digital Verification Sr Engineer

    1 mese fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • Digital Verification, Staff Engineer

    4 settimane fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • Analog Design, Staff Engineer

    7 giorni fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you? In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...

  • Digital Verification Engineer, Sr. Staff

    4 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • Digital Verification Engineer, Sr. Staff

    1 mese fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • Digital Backend Design Engineer

    2 settimane fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies. Responsibilities: Implement full...