FPGA/ASIC Design Engineer — HDL
Salva questo lavoro e mantieni la tua ricerca organizzata
Crea un account gratuito per salvare lavori, creare avvisi e tornare a questa inserzione dalla tua dashboard.
Continuando accetti i nostri Termini & Informativa sulla privacy.
Avaneidi in Lombardia is seeking an FPGA/ASIC Hardware Engineer to design, simulate, and verify digital circuits for high-performance FPGA and ASIC solutions. You will work with software teams to integrate hardware blocks into products.
Candidates should have HDL experience, strong timing analysis, and hands-on with Vivado/Quartus. The role emphasizes fast-paced collaboration and rigorous verification using testbenches and UVM.