Sr. Staff ASIC Digital Design Engineer

2 settimane fa


Rome, Italia Synopsys, Inc. A tempo pieno
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

Sr. Staff ASIC Digital Design Engineer Seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer and data recovery circuits is a strong plus. The position offers an excellent opportunity to work with an expert team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.

The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments.

Key Qualifications

BSEE or MSEE plus a minimum of 12 years of digital design and verification experience in the industry Good experience in writing block-level test-cases including constrained directed random tests Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is required Must have solid experience of digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows Scripting experience in Shell, Perl, Python and TCL is a plus Good theoretical and practical understanding of digital signal processing and data recovery circuits is required Good communication skills for interacting between different design groups and customer support teams are required Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines Resolves issues in creative ways and exercises independent judgment in selecting methods and techniques to obtain solutions Will guide more junior peers with aspects of their job. Networks with senior internal and external personnel in own area of expertise Must exhibit ability to produce good results as an individual and team contributor Preferred Experience

RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools Enhancing and maintaining existing SERDES PHY IPs supporting multiple protocols Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Synopsys values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact people@synopsys.com.

#J-18808-Ljbffr

  • Rome, Italia Synopsys, Inc. A tempo pieno

    As a ASIC Physical Implementation, Principal Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...


  • Rome, Italia Synopsys, Inc. A tempo pieno

    We're looking for aAnalog Design Engineer, Staffto join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...


  • Rome, Italia Analog Devices, Inc. A tempo pieno

    Analog and Digital Design Engineer page is loadedAnalog and Digital Design EngineerApplylocationsItaly, Home Officeposted onPosted 4 Days Agojob requisition idR238838Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital,...


  • Rome, Italia Analog Devices, Inc. A tempo pieno

    Senior Analog Design Engineer page is loadedSenior Analog Design EngineerApplylocationsItaly, CataniaIreland, Dublintime typeFull timeposted onPosted Yesterdayjob requisition idR240955Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines...


  • Rome, Italia Aspen Technology, Inc. A tempo pieno

    Sr Principal Consultant Engineer page is loadedSr Principal Consultant EngineerApplylocationsItaly (remote)time typeFull timeposted onPosted 3 Days Agojob requisition idR5754The driving force behind our success has always been the people of AspenTech. What drives us, is our aspiration, our desire and ambition to keep pushing the envelope, overcoming any...

  • Digital IC Designer

    2 settimane fa


    Rome, Italia Eggtronic srl. A tempo pieno

    To strengthen our IC design team, we are currently looking for a junior digital IC designer. Youwill be responsible for design, simulation and full validation of several programmable functional units within our IC device, core of our Eggtronic power adapter, working in close collaboration with our R&D team for the development of new IPs to be integrated into...


  • Rome, Italia RINA A tempo pieno

    RINA is currently recruiting for a HW Analog/Digital Engineer  to join its office in Roma  within the Space & Defence Division. Key Accountabilities As part of a team working on aerospace applications, the target primary tasks and activities will include: Hardware design of analog/digital complex digital boards; Hardware design of...

  • Digital Data Engineer

    6 giorni fa


    Rome, Italia Moncler spa A tempo pieno

    For our Headquarterofficesin Milan, we are looking for aDigital Data Engineerto join ourDigital Data Intelligence team. Your Impact: The Digital Data Engineer reporting to the Global Data & Digital Intelligence Senior Manager will be responsible for designing, implementing and maintaining all the digital data pipelines within Google Cloud Platform, for all...


  • Rome, Italia ATTB IT C2 A tempo pieno

    Electronic Design Engineer – Firmware MBDA Italia è l'azienda italiana che fa parte del gruppo multinazionale MBDA, leader mondiale nel settore dei sistemi missilistici MBDA rappresenta il primo Gruppo a livello europeo con capacità di produzione e progettazione in grado di coprire l’in

  • AI Engineer

    2 settimane fa


    Rome, Italia ISA Digital Consulting A tempo pieno

    Isa Digital Consultingè una società indipendente che opera da oltre 25 anni nella consulenza, specializzata in ICT Strategy & Architecture, Digital Solution e Human Resources. Ci occupiamo di supportare le aziende nella trasformazione digitale e nel miglioramento della performance della direzione ICT in Italia, Europa, Medio Oriente e Africa.Siamo alla...


  • Rome, Italia Alovia - H.R. Consultancy Firm A tempo pieno

    ALOVIA is an H.R., specialized consultancy firm headquartered in Madrid, Spain. We are based on the supply of the best software solutions of the market.We transform cultures, recognize talent, and unite people and organizations impacting their professional development.We are currently looking for a design verification Engineer to join our team of consultants...


  • Rome, Italia Technip Energies A tempo pieno

    About Technip Energies At Technip Energies, we believe in a better tomorrow and we believe we can make tomorrow better. With approximately 15,000 talented women and men, we are a global and leading engineering and technology company, with a clear vision to accelerate the energy transition. Designing and delivering added value energy solutions is what we...


  • Rome, Italia RINA A tempo pieno

    RINA is currently recruiting for a Mechanical design engineer  to join its office in Rome within the Materials & Technologies Division. Mission RINA is looking for a Mechanical design engineer to expand our Industry team based in ROME (Italy) Key Accountabilities Execute mechanical design and Finite Element Method (FEM) analysis...


  • Rome, Italia RINA A tempo pieno

    RINA is currently recruiting for a Mechanical design engineer  to join its office in Rome within the Materials & Technologies Division. Mission RINA is looking for a Mechanical design engineer to expand our Industry team based in ROME (Italy) Key Accountabilities Execute mechanical design and Finite Element Method (FEM)...


  • Rome, Italia Red Bull Gruppe A tempo pieno

    Visa Cash App RB Formula 1 Team is one of two Red Bull-owned Formula 1 teams. Today’s Formula 1 calls for a high level of specialist skills in every area. At Visa Cash App RB Formula 1 Team we strongly believe that every member of our staff can and should lead innovation and continuous improvement in such a competitive and dynamic working...


  • Rome, Italia IQVIA A tempo pieno

    Staff Engineer, Site Reliability Engineering  Location (flexible): Poland, Spain or Italy (hybrid/remote) Role Summary   This is a staff engineer position within the Analytics Center of Excellence (ACOE) department of the Research & Development Solutions org (R&DSIT).  This SRE is responsible for the design and implementation of a...

  • Design Engineer

    2 giorni fa


    Rome, Italia Carrier Global Corporation A tempo pieno

    Country: ItalyLocation: Legnago, Legnago (VR) , ItalyRole:Design Engineer Location:Legnago (VR) Full/ Part-time: Build a career with confidence Carrier Global Corporation, global leader in intelligent climate and energy solutions is committed to creating solutions that matter for people and our planet for generations to come. From the beginning, we've led in...


  • Rome, Italia Experis A tempo pieno

    Experis, Talent Company di Manpower Group, è leader nella creazione di soluzioni integrate per l’incontro tra domanda e offerta di lavoro nel mondo IT e Engineering.Per importante azienda parmense di vetture ad alta prestazione selezioniamo: Automotive Design Engineer Il/La candidato/a selezionato/a verrà inserito/a all’interno dell’area Racing...


  • Rome, Italia Red Bull Gruppe A tempo pieno

    Visa Cash App RB Formula 1 Team is one of two Red Bull-owned Formula 1 teams. Today’s Formula 1 calls for a high level of specialist skills in every area. At Visa Cash App RB Formula 1 Team we strongly believe that every member of our staff can and should lead innovation and continuous improvement in such a competitive and dynamic working...


  • Rome, Italia Ams Osram A tempo pieno

    The Image Sensor Solutions business aims to become the uncontested leader in optical imaging solutions extending human vision. ISS products are mainly produced in Austria and Singapore.Verification of integrated mixed signal and digital blocks and CMOS IC’s Creation of verification plans for mixed signal or digital devices Development of verification...