Lavori attuali relativi a Asic Physical Design, Sr Staff Engineer - Bardi - Synopsys
-
Asic Physical Design, Sr Staff Engineer
2 settimane fa
Bardi, Italia Synopsys A tempo pienoAs a ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...
-
Asic Physical Design, Sr Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoAs a ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...
-
Asic Digital Design, Staff Engineer
1 settimana fa
Bardi, Italia Synopsys A tempo pienoJob Description and RequirementsSeeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in...
-
Asic Digital Design Engineer, Staff
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...
-
Asic Digital Design, Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...
-
Asic Digital Design Engineer, Staff
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow.The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products.Strong theoretical and practical background in high-speed serializer and...
-
Asic Digital Design, Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow.The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products.Strong theoretical and practical background in high-speed serializer and...
-
Analog Design Staff Engineer
3 settimane fa
Bardi, Emilia-Romagna, Italia Synopsys A tempo pienoJob Title: Analog Design Staff EngineerWe are seeking a highly skilled Analog Design Staff Engineer to join our team at Synopsys. As a key member of our analog and mixed signal R&D team, you will be responsible for designing, developing, and refining high-speed analog integrated circuits in the latest FinFET process nodes.Main Responsibilities:Investigate...
-
Analog Design Staff Engineer
3 settimane fa
Bardi, Emilia-Romagna, Italia Synopsys A tempo pienoJob Title: Analog Design Staff EngineerWe are seeking an experienced Analog Design Staff Engineer to join our team at Synopsys. As a key member of our Analog and Mixed Signal RD team, you will be responsible for designing, developing, and refining high-speed analog integrated circuits in the latest FinFET process nodes.Main Responsibilities:Investigate and...
-
Layout Design, Sr Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoAs Layout Design Sr Staff Engineer you will contribute in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest technology nodes.In your role you will be responsible for taking on top-level...
-
Asic Digital Design, Sr Engineer
1 settimana fa
Bardi, Italia Synopsys A tempo pienoSeeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...
-
Analog Design Staff Engineer Position
2 settimane fa
Bardi, Emilia-Romagna, Italia Synopsys A tempo pienoWe are seeking a highly skilled Analog Design Engineer, Staff to contribute to the development of high-speed analog integrated circuits in the latest FinFET process nodes. As part of a fast-growing analog and mixed signal R&D team, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP.Main Responsibilities:Investigate and...
-
Analog Design, Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...
-
Analog Design, Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe're looking for an Analog Design Engineer, Staff to join our team.Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP.You will be part of a fast-growing analog and mixed signal RD team, developing high speed analog integrated circuits in the latest FinFET process...
-
Asic Digital Verification, Sr Staff Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...
-
Analog Design, Staff Engineer
1 mese fa
Bardi, Italia Synopsys A tempo pienoJob Description and RequirementsWe're looking for an Analog Design Engineer, Staff to join our team.Does this sound a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP.You will be part of a fast-growing analog and mixed signal RD team, developing high speed analog integrated circuits in the...
-
Digital Design Engineer
1 mese fa
Bardi, Italia Inventvm Semiconductor A tempo pienoFrom Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to ****** INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using...
-
Digital Design Engineer
1 mese fa
Bardi, Italia Inventvm Semiconductor A tempo pienoFrom Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to ****** INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using...
-
Asic Digital Verification Sr Engineer
3 settimane fa
Bardi, Italia Synopsys A tempo pienoWe are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products.The...
-
Analog Design Staff Engineer
3 settimane fa
Bardi, Emilia-Romagna, Italia Marvell A tempo pienoAbout MarvellMarvell's semiconductor solutions are the foundation of the data infrastructure that connects our world. Across enterprise, cloud, and AI, automotive, and carrier architectures, our innovative technology is driving new possibilities.At Marvell, you can make a meaningful impact on individual lives, industries, and the future. We're a place where...
Asic Physical Design, Sr Staff Engineer
2 mesi fa
Job Description and Requirements As a ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies with a specific focus on very advanced high speed SERDES platforms.
In this role, you will be responsible for the Physical Implementation of high speed interface IPs and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off. You will work in close interaction and collaborative teamwork with multiple functional groups (front end digital, analog design and layout, CAD) and the product team.
The successful candidate will have the following:
10 + years of digital or physical design experience with recent contribution to project tape-outs, as a technical driver and/or project head. Intimate understanding of the full design cycle from RTL to GDSII, including chip level. Experience with advanced FinFET nodes, TSMC 16 nanometer or below, including low-power design techniques. A solid engineering understanding of the underlying concepts of digital design and architecture, implementation flows and physical and timing signoff. Development of timing constraints and design architectures to ensure on-time delivery, and to meet or exceed power and area targets. Excellent communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers. Methodology guided with excellent software and scripting skills (Perl, Tcl, Python); understanding of CAD automation methods. Solid understanding of the challenges inherent in analog/digital interfaces. Autonomous, and able to cope with interrupts. Requirements: MSEE and 8+ years or BSEE and 10+ years. Previous project leadership experience. Solid understanding of digital/mixed signal verification flows and SOC integration challenges. Ability to travel internationally as required. Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.
Stay Connected: Join our Talent Community
#J-18808-Ljbffr
