Hardware Validation/application Junior

2 settimane fa

Pavia, Italia Marvell A tempo pieno

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell’s high-speed DSP group is at the forefront of developing a PAM/Coherent ecosystem, delivering low-power, high-performance solutions for cloud data centers, service providers, AI networks, enterprises, and 5G. Join our highly skilled, dynamic team driving the development of Marvell’s next-generation high-speed PAM/Coherent DSPs and PHY designs, utilizing advanced CMOS technology.

What You Can Expect
- Support analysis, bring-up, debugging, and characterization of Marvell’s internal silicon IPs, including High-Speed SerDes, PLL/DLL, and ADC for various products.
- Execute bench-level validation test plans.
- Develop test routines for firmware release regression.
- A script in Python to automate testing processes.
- Generate detailed test reports.
- Create control sequences and routines to ensure proper system operation.

What We're Looking For
- Final year master’s student or recent Master’s graduate in Electronic Engineering or a related field.
- Experience with Python, C/C++, MATLAB, or similar programming languages.
- Familiarity with FPGA design flows is an advantage.
- Knowledge of high-bandwidth oscilloscopes and BERTs is beneficial.
- Strong problem-solving skills and excellent written/verbal communication.
- Fluency in English.
- Ability to commute to Pavia a few days per week (hybrid work model).
- Eligible to work in the country of hire without restrictions.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our

Careers

page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

LI-SJ1

  • Test & Validation Engineering, Engineer

    3 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Job Description and RequirementsCome and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. As a SERDES Silicon Validation Engineer working in a lab environment, you will be responsible for product qualification and compliance to supported standards/specifications. You will...

  • Test & Validation Engineering, Sr Engineer

    3 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Job Description and RequirementsCome and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. As a SERDES Silicon Validation Engineer working in a lab environment, you will be responsible for product qualification and compliance to supported standards/specifications. You...

  • Test & Validation Engineering, Sr Engineer

    3 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Job Description and RequirementsCome and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. As a SERDES Silicon Validation Engineer working in a lab environment, you will be responsible for product qualification and compliance to supported standards/specifications. You...

  • Application Security Senior

    6 giorni fa

    Pavia, Italia Avangarde Consulting A tempo pieno

    Avangarde Consulting Group è un’azienda italiana che ha scelto di incentrare il proprio business sull’innovazione e su quelle nuove tecnologie che possano abilitarla, stringendo rapporti di partnership con aziende leader nel settore della consulenza ICT. Durante vent’anni di continue sperimentazioni, ha composto un team di risorse altamente...

  • Sistemista Linux Junior e Senior

    6 giorni fa

    Pavia, Italia Avangarde Consulting A tempo pieno

    Avangarde Consulting Group è un’azienda italiana che ha scelto di incentrare il proprio business sull’innovazione e su quelle nuove tecnologie che possano abilitarla, stringendo rapporti di partnership con aziende leader nel settore della consulenza ICT. Durante vent’anni di continue sperimentazioni, ha composto un team di risorse altamente...

  • Junior Help Desk

    2 settimane fa

    Pavia, Italia In Job S.p.A. A tempo pieno

    In Job S.p.A. - Career Center di Milano seleziona, per importante realtà specializzata nella distribuzione di ricambi auto, un/a figura di: **Junior Help Desk** La risorsa, inserita all'interno del team IT, dopo un iniziale periodo di affiancamento, si occuperà di: - Gestione dell'operatività ordinaria; - Gestione ticket di I livello; - Configurazione...

  • Staff Sw

    2 settimane fa

    Pavia, Italia Marvell A tempo pieno

    About Marvell At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world’s leading technology companies for 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’...

  • Development and preclinical validation of new therapeutic approaches for brain tumors

    3 settimane fa

    Pavia, Italia euraxess.ec.europa.eu - Jobboard A tempo pieno

    Organisation/Company: Università di PaviaResearch Field: Neurosciences, Pharmacological sciences, Biological sciencesResearcher Profile: Recognised Researcher (R2), Leading Researcher (R4), First Stage Researcher (R1), Established Researcher (R3)Country: ItalyApplication Deadline: 22 Jan 2025 - 23:59 (UTC)Type of Contract: To be definedJob Status: Not...

  • Preclinical development and validation of new therapeutic approaches for Motor Neuron diseases.

    3 settimane fa

    Pavia, Italia euraxess.ec.europa.eu - Jobboard A tempo pieno

    Organisation/Company: Università di Pavia Research Field: Neurosciences, Pharmacological sciences, Biological sciences Researcher Profile: Recognised Researcher (R2), Leading Researcher (R4), First Stage Researcher (R1), Established Researcher (R3) Country: Italy Application Deadline: 22 Jan 2025 - 23:59 (UTC) Type of Contract: To be defined Job Status: Not...

  • Development and preclinical validation of new therapeutic approaches for brain tumors

    3 settimane fa

    Pavia, Italia euraxess.ec.europa.eu - Jobboard A tempo pieno

    Organisation/Company: Università di PaviaResearch Field: Neurosciences, Pharmacological sciences, Biological sciencesResearcher Profile: Recognised Researcher (R2), Leading Researcher (R4), First Stage Researcher (R1), Established Researcher (R3)Country: ItalyApplication Deadline: 22 Jan 2025 - 23:59 (UTC)Type of Contract: To be definedJob Status: Not...

  • Principal Engineer IC Design Architect

    6 giorni fa

    Pavia, Italia Infineon Technologies A tempo pieno

    Do you have an innovative mindset, excellent communication skills and looking for a new challenge? In your new role as a Principal Engineer IC Design Architect, you will be responsible to develop “right-fit” circuit concepts for Industrial and Automotive application based on system and customer requirements. Join the team in Pavia, where you will find...

  • Monte Carlo simulation of the

    4 settimane fa

    Pavia, Italia euraxess.ec.europa.eu - Jobboard A tempo pieno

    Organisation/Company: Università di PaviaResearch Field: PhysicsResearcher Profile: Recognised Researcher (R2), Leading Researcher (R4), First Stage Researcher (R1), Established Researcher (R3)Country: ItalyApplication Deadline: 30 Jan 2025 - 23:59 (UTC)Type of Contract: To be definedJob Status: Not ApplicableIs the job funded through the EU Research...

  • Principal Engineer IC Design Architect

    3 settimane fa

    Pavia, Italia TN Italy A tempo pieno

    Client:Infineon TechnologiesLocation:Job Category:Job search engineEU work permit required:YesJob Reference:60ae90fec408Job Views:10Posted:22.01.2025Expiry Date:08.03.2025Job Description:Do you have an innovative mindset, excellent communication skills and looking for a new challenge? In your new role as a Principal Engineer IC Design Architect, you will be...

  • ASIC Digital Design, Staff Engineer

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    4 settimane fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    3 settimane fa

    pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...