Sr. ASIC Design Engineer
4 giorni fa
We're growing Our team in Parma (Italy) is seeking a Sr. ASIC Design Engineer. Responsibilities: Developing micro-architecture specifications for a next generation Computer Vision processor; Designing and implementing Verilog/SytemVerilog modules for cutting edge SOCs. Examples of such modules include: Video compression logic, Image processing logic, Vector processors and Device / Memory controllers; Design integration, logic synthesis, and design optimization for timing, area and power; Developing front-end methodologies and tool flows; Requirements: Master's degree in Electrical Engineering with 0-4 years of experience; Very good understanding of VLSI/ASIC design, Computer architecture and Logic design; Good knowledge and experience in using hardware description languages (Verilog/SystemVerilog); Ability to program in scripting languages, like Python and Perl; Knowledge of design verification, and functional coverage; Strong communication skills and a good team player; Knowledge of logic synthesis and timing closure is a must; Knowledge and/or experience in the areas of Image/Video processing, computer vision, machine learning are plus; To apply, please submit resume with subject: JOB#VLSI to or apply online on Ambarella website. As an Equal Opportunity/Affirmative Action Employer, Vislab and Ambarella recruit qualified applicants without regard to race, color, national origin, sex, physical disability, or veteran status. Please find at this link our privacy disclaimer dedicated to candidates data, accordingly to the GDPR:
-
Senior Digital ASIC Design Engineer
5 giorni fa
Reggio Emilia, Italia IC Resources A tempo pienoSenior Digital ASIC Design Engineer - Parma**All applicants must be able to speak an advanced level of Italian**This client is looking for a Senior Digital ASIC Design Engineer to join their team.Working for a US-based, fabless semiconductor design company, focusing on low-power, high-definition and Ultra HD video compression, image processing, and computer...
-
Senior Digital ASIC Design Engineer
5 giorni fa
Reggio Emilia, Italia IC Resources A tempo pienoSenior Digital ASIC Design Engineer - Parma**All applicants must be able to speak an advanced level of Italian**This client is looking for a Senior Digital ASIC Design Engineer to join their team.Working for a US-based, fabless semiconductor design company, focusing on low-power, high-definition and Ultra HD video compression, image processing, and computer...
-
Product Testing Engineer
4 giorni fa
Provincia di Reggio nell'Emilia, Italia VisLab (an Ambarella Inc. company) A tempo pienoASIC Design Engineer. Developing micro-architecture specifications for a next generation Computer Vision processor; Video compression logic, Image processing logic, Vector processors and Device / Memory controllers; Design integration, logic synthesis, and design optimization for timing, area and power; Developing front-end methodologies and tool flows;...
-
Sant'Ambrogio di Torino, Italia Amazon A tempo pienoA leading cloud services provider is seeking an experienced ASIC Design Engineer for its Cloud-Scale Machine Learning Acceleration team. The role involves integrating subsystems into top-level SOCs and delivering high-performance RTL designs. Ideal candidates should have 3+ years in RTL design for SOC and VLSI engineering, with a focus on quality tools. The...
-
Asic Physical Design Engr, Sr Ii
2 settimane fa
Provincia di Siena, Toscana, Italia Synopsys A tempo pieno42494BR - SOUTH KOREA - Seongnam-si, SOUTH KOREA - South Korea, SOUTH KOREA - Yongin-Si **Job Description and Requirements** - In this role, you will be part of the high-performance team to deliver the best-in-class digital design implementation solutions for the most cutting-edge technology nodes, tightly collaborating with the leading foundry partner to...
-
ASIC Validation Engineer, SoC
9 ore fa
Giuliano di Roma, Italia Etica Lavoro Srl A tempo pienoA leading technology company in Roma is seeking an ASIC Validation Engineer to join their Blink/Ring ASIC team. This role involves defining architecture specifications, evaluating third-party IP blocks, and ensuring high-quality design RTL. Candidates should have a Bachelor's degree in Electrical Engineering or a related field, alongside strong debugging and...
-
ASIC Validation Engineer
1 settimana fa
Sant'Ambrogio di Torino, Italia Amazon A tempo pienoA leading technology company in Torino seeks an ASIC Validation Engineer to define architecture specifications and ensure quality across various design phases. The ideal candidate has a Bachelor's in Electrical Engineering and debugging experience. Responsibilities include leading verification teams and creating microarchitecture specifications. This role...
-
ASIC Design Engineer
4 settimane fa
sant'ambrogio di torino, Italia Amazon A tempo pienoAmazon Devices is an inventive research and development company that designs and develops high-profile devices like the Kindle family of products, Fire Tablets, Alexa, Fire TV, Health Wellness, Amazon Echo & Astro products. This is an exciting opportunity to join Amazon in developing its next generation SOC’s for the machine learning enabled consumer...
-
Sr. Csa Enginner
4 giorni fa
Provincia di Teramo, Abruzzo, Italia Belcan A tempo pienoBelcan is excited to be helping our client in hiring a Sr. Civil, Structural or Architectural (CSA) Engineer for our Baytown, Texas location! **Details**: **Job Title**: Sr. CSA Engineer **Pay Rate**: $75 - $85 depending on experience **Location**: Baytown, Texas **Duration**: Indefinite Professional with high technical competency who leads CSA projects...
-
ASIC Validation Engineer, Blink/Ring ASIC Team
2 settimane fa
sant'ambrogio di torino, Italia Amazon A tempo pienoASIC Validation Engineer, Blink/Ring ASIC TeamJoin the team which delivers highly differentiated silicon into Blink and Ring battery powered devices. Our team works on state‑of‑the‑art SoCs in a vertically integrated team environment to deliver products our customers love. Drive early architectural and micro‑architectural trade‑offs to reduce...