Analog and Mixed-Signal Integrated Circuits in CMOS Technology for Energy-Efficient Non-Conventional
19 ore fa
rome, lazio, Italia
Italian Ministry of Education, University and Research
Tempo pieno
Gratuito con email o Google
Salva questo lavoro e mantieni la tua ricerca organizzata
Crea un account gratuito per salvare lavori, creare avvisi e tornare a questa inserzione dalla tua dashboard.
Gratuito con email o Google
Continuando accetti i nostri Termini & Informativa sulla privacy.
Organisation/Company Politecnico di Torino Research Field Engineering Researcher Profile Recognised Researcher (R2) Leading Researcher (R4) First Stage Researcher (R1) Established Researcher (R3) Application Deadline 29 Oct 2026 - 15:00 (UTC) Country Italy Type of Contract To be defined Job Status Not Applicable Is the job funded through the EU Research Framework Programme? Not funded by a EU programme Is the Job related to staff position within a Research Infrastructure? No
Offer Description The project concerns the study and development of energy-efficient analog and mixed-signal integrated circuits in
CMOS technology, with particular reference to the design of analog and mixed-signal interfaces for photonic
neuromorphic accelerators within NEUROPULS. Circuit techniques aimed at reducing supply voltage and energy
consumption will be investigated, including the exploration of ultra-low-voltage and ultra-low-power architectures.
Unconventional information representation and processing approaches, including event-driven, time-based and
digitally assisted techniques, will also be considered. These approaches will be applied to the generation,
acquisition, conditioning, conversion and processing of the signals required to drive, read out and control the
photonic chip and integrate it with the digital platform.
OTHER
Eligibility of fellows: country/ies of residence:
OTHER
Eligibility of fellows: nationality/ies:
#J-18808-Ljbffr
Offer Description The project concerns the study and development of energy-efficient analog and mixed-signal integrated circuits in
CMOS technology, with particular reference to the design of analog and mixed-signal interfaces for photonic
neuromorphic accelerators within NEUROPULS. Circuit techniques aimed at reducing supply voltage and energy
consumption will be investigated, including the exploration of ultra-low-voltage and ultra-low-power architectures.
Unconventional information representation and processing approaches, including event-driven, time-based and
digitally assisted techniques, will also be considered. These approaches will be applied to the generation,
acquisition, conditioning, conversion and processing of the signals required to drive, read out and control the
photonic chip and integrate it with the digital platform.
OTHER
Eligibility of fellows: country/ies of residence:
OTHER
Eligibility of fellows: nationality/ies:
#J-18808-Ljbffr