Senior Formal Verification Engineer

2 settimane fa


Lazio, Italia Altro A tempo pieno

The Role: As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:Work closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification so that correct formal techniques are used appropriately to improve efficiency of IP and SoC level verificationContribute to define Formal Verification MethodologiesProduce IP level, subsystem level and chip level test plans based on Design documents and interaction with design and architecture teamsWrite and debug System Verilog assertionsAnalyze coverage data and work with Design teams to address coverage holesContribute to developing framework for running regressions and debugging regression failuresSupport integration of design in higher-level subsystem including test planning, test vector delivery, and debug of test vectors at the integration levelScripting/Automation skills for improving workflows along with the usage of most advanced AI techniquesParticipate in project reviewsProvide supervision/guidance to other team membersRequired Qualifications:Master's degree in relevant fieldMin 5 years of experience in relevant field of Formal VerificationA deep understanding of formal verification, including applications, verification of algorithms, protocols, and application of formal verification at SoC levelMade significant contributions in the use of formal verification and be able to guide formal verification development into new areasFormal tools, System Verilog, SV Assertions and Assumptions, Scripting skillsApps in formal tools (Low power, X-prop, Connectivity checking, Register Map Verification)Design knowledge of CPU, NoC/Interconnect, Memory Controllers, CachesTeam player, able to work with multiple cultures both on site and remotelyAutonomous and flexible is mandatoryWhat We Offer?The opportunity to build a cloud AI deployment platform that will power next generation AI systems.A collaborative, innovation-driven environment with significant autonomy and ownership.Hybrid work model with flexible scheduling.A chance to join one of Europe's most ambitious companies at the intersection of AI and silicon engineering.Position based in Ghent, but open to other European locations like Rome (Italy)We're looking for exceptional engineers ready to shape the future of AI infrastructure.If building scalable, cloud-native AI deployment platforms excites you, we'd love to meet you.At Openchip & Software Technologies S.L., we believe a diverse and inclusive team is the key to groundbreaking ideas.We foster a work environment where everyone feels valued, respected, and empowered to reach their full potential—regardless of race, gender, ethnicity, sexual orientation, or gender identity.#J-*****-Ljbffr



  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    The Role: As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems. Responsibilities: Work closely with system architects and design team to establish formal verification environment and setting Guide the use of formal verification so that correct formal techniques are used...


  • Lazio, Italia Openchip And Software Technologies Sl A tempo pieno

    A technology company in Rome is looking for a Senior Functional Verification Engineer to lead verification efforts for complex systems.The candidate should have a Master's degree and at least 7 years of experience in verification processes.Responsibilities include developing and maintaining verification environments, executing plans, and mentoring junior...


  • Lazio, Italia Microtech Global Ltd A tempo pieno

    About the Role:We are seeking a Principal Verification Engineer to lead functional verification for complex SoC/IP architectures.You will collaborate across architecture, design, physical implementation, and software teams, driving verification methodology, execution, and closure.Key Responsibilities:- Analyse system and architecture specifications to define...


  • Lazio, Italia Microtech Global Ltd A tempo pieno

    About the Role:We are seeking a Principal Verification Engineer to lead functional verification for complex So C/IP architectures. You will collaborate across architecture, design, physical implementation, and software teams, driving verification methodology, execution, and closure.Key Responsibilities:Analyse system and architecture specifications to define...


  • Lazio, Italia Microtech Global Ltd A tempo pieno

    About the Role We are seeking a Principal Verification Engineer to lead functional verification for complex SoC / IP architectures. You will collaborate across architecture, design, physical implementation, and software teams, driving verification methodology, execution, and closure. Key Responsibilities Analyse system and architecture specifications to...


  • Lazio, Italia microTECH Global LTD A tempo pieno

    About the Role We are seeking a Principal Verification Engineer to lead functional verification for complex SoC / IP architectures. You will collaborate across architecture, design, physical implementation, and software teams, driving verification methodology, execution, and closure. Key Responsibilities Analyse system and architecture specifications to...


  • Lazio, Italia Altro A tempo pieno

    The Role As a Senior Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW / SW Co-Debug Simulation Acceleration support.Key ResponsibilitiesReading and analysing...


  • Lazio, Italia Openchip And Software Technologies Sl A tempo pieno

    The RoleAs a Senior Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW / SW Co-Debug Simulation Acceleration support.Key ResponsibilitiesReading and analysing...


  • Lazio, Italia Openchip And Software Technologies Sl A tempo pieno

    RoleAs a Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW/SW Co-Debug Simulation Acceleration support.Key ResponsibilitiesReading and analysing the system...


  • Lazio, Italia Altro A tempo pieno

    Role As a Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW/SW Co-Debug Simulation Acceleration support.Key ResponsibilitiesReading and analysing the system...