Design Engineer Avezzano, L'Aquila, Italy Posted a day ago
4 giorni fa
Torino, Piemonte, Italia
Micron Technology, Inc.
Tempo pieno
Gratuito con email o Google
Salva questo lavoro e mantieni la tua ricerca organizzata
Crea un account gratuito per salvare lavori, creare avvisi e tornare a questa inserzione dalla tua dashboard.
Gratuito con email o Google
Continuando accetti i nostri Termini & Informativa sulla privacy.
## Design EngineerAvezzano, L'Aquila, ItalyApply NowFind out how well you match with this jobJob ID: JR113609Our vision is to transform how the world uses information to enrich life for *all*.Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Design/Senior Design Engineer – NAND datapath (NVE Engineering)Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Department IntroductionThe Non-Volatile NAND Design Engineering group is responsible for the design and optimization of analog, digital and mixed-signal circuits enabling advanced NAND Flash memory products. Close collaboration with cross-functional teams ensures scalable, manufacturable, and reliable solutions across technology nodes. Position OverviewAs a Design Engineer in the NVE Design Engineering Datapath group at Micron Semiconductor Italia, you will contribute to the development of best‐in‐class NAND Flash memory products, focusing on datapath architectures and high‐speed interfaces.
In this role, you will support the design, optimization, and validation of NAND datapath logic and DDR high‐speed interfaces, working at block and sub‐system level and contributing to full‐chip integration. You will apply your expertise in high‐speed CMOS circuits, timing, signal integrity, and power optimization, using both industry‐standard tools and Micron‐proprietary methodologies. ResponsibilitiesResponsibilities include, but not limited to:
• Design and optimize high-speed datapath and interface circuits, ensuring timing closure and performance at block and sub-system level.
• Translate system and interface requirements into circuit architectures and transistor-level implementations, balancing performance, power, and area.
• Perform functional, timing, and signal integrity verification using advanced simulation methodologies (including PVT and corner analysis).
• Collaborate with multi-functional teams to ensure accurate floorplan integration, manufacturability, and alignment with product specifications.
• Develop and apply automation solutions (e.g., scripting, AI-assisted methodologies) and support silicon validation, debug, and documentation. Min Qualifications• M.
S. or Ph.
D. in Electrical Engineering, Electronics, or a related field.
• Strong knowledge of high-speed digital, analog, and mixed-signal CMOS circuit design.
• Solid understanding of timing, signal integrity, noise, variability, and deep-submicron device effects.
• Hands-on experience with industry-standard simulation tools (e.g., SPICE, mixed-signal, RTL/Verilog-based flows).
• Strong problem-solving and communication skills, with ability to work effectively in dynamic, multi-functional environments. Preferred Qualifications• Experience in NAND Flash or other non-volatile memory technologies.
• Experience with high-speed interfaces (e.g., DDR, LPDDR, GDDR, or SerDes).
• Familiarity with design automation, scripting (e.g., Python), or AI-assisted design approaches.
• Understanding of layout constraints, physical design flows, and ESD considerations. The base salary range that Micron estimates it could pay in for this position full-time is:34.000,00 €
- 57.000,00 € per year, with B2 CCNL Level. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for the position.
In addition to base pay, the remuneration package also includes: eligibility for a variable plan subject to the personal achievement of objectives and the company's performance, and benefits, which -at the discretion of the company
- currently include meal vouchers, corporate welfare, yearly allowance of remote working days, supplementary health insurance, life coverage, Employee Assistance Program. Please refer to this page to check our current benefit offering: EMEA BenefitsAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. Remuneration is determined by objective criteria, regardless of gender and of any other factor protected by applicable federal, state, or local laws. To request assistance with
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Department IntroductionThe Non-Volatile NAND Design Engineering group is responsible for the design and optimization of analog, digital and mixed-signal circuits enabling advanced NAND Flash memory products. Close collaboration with cross-functional teams ensures scalable, manufacturable, and reliable solutions across technology nodes. Position OverviewAs a Design Engineer in the NVE Design Engineering Datapath group at Micron Semiconductor Italia, you will contribute to the development of best‐in‐class NAND Flash memory products, focusing on datapath architectures and high‐speed interfaces.
In this role, you will support the design, optimization, and validation of NAND datapath logic and DDR high‐speed interfaces, working at block and sub‐system level and contributing to full‐chip integration. You will apply your expertise in high‐speed CMOS circuits, timing, signal integrity, and power optimization, using both industry‐standard tools and Micron‐proprietary methodologies. ResponsibilitiesResponsibilities include, but not limited to:
• Design and optimize high-speed datapath and interface circuits, ensuring timing closure and performance at block and sub-system level.
• Translate system and interface requirements into circuit architectures and transistor-level implementations, balancing performance, power, and area.
• Perform functional, timing, and signal integrity verification using advanced simulation methodologies (including PVT and corner analysis).
• Collaborate with multi-functional teams to ensure accurate floorplan integration, manufacturability, and alignment with product specifications.
• Develop and apply automation solutions (e.g., scripting, AI-assisted methodologies) and support silicon validation, debug, and documentation. Min Qualifications• M.
S. or Ph.
D. in Electrical Engineering, Electronics, or a related field.
• Strong knowledge of high-speed digital, analog, and mixed-signal CMOS circuit design.
• Solid understanding of timing, signal integrity, noise, variability, and deep-submicron device effects.
• Hands-on experience with industry-standard simulation tools (e.g., SPICE, mixed-signal, RTL/Verilog-based flows).
• Strong problem-solving and communication skills, with ability to work effectively in dynamic, multi-functional environments. Preferred Qualifications• Experience in NAND Flash or other non-volatile memory technologies.
• Experience with high-speed interfaces (e.g., DDR, LPDDR, GDDR, or SerDes).
• Familiarity with design automation, scripting (e.g., Python), or AI-assisted design approaches.
• Understanding of layout constraints, physical design flows, and ESD considerations. The base salary range that Micron estimates it could pay in for this position full-time is:34.000,00 €
- 57.000,00 € per year, with B2 CCNL Level. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for the position.
In addition to base pay, the remuneration package also includes: eligibility for a variable plan subject to the personal achievement of objectives and the company's performance, and benefits, which -at the discretion of the company
- currently include meal vouchers, corporate welfare, yearly allowance of remote working days, supplementary health insurance, life coverage, Employee Assistance Program. Please refer to this page to check our current benefit offering: EMEA BenefitsAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status. Remuneration is determined by objective criteria, regardless of gender and of any other factor protected by applicable federal, state, or local laws. To request assistance with