Sr. ASIC Design Engineer
1 ora fa
Bologna, Emilia-Romagna, Italia
VisLab (an Ambarella Inc. company)
Tempo pieno
Gratuito con email o Google
Salva questo lavoro e mantieni la tua ricerca organizzata
Crea un account gratuito per salvare lavori, creare avvisi e tornare a questa inserzione dalla tua dashboard.
Gratuito con email o Google
Continuando accetti i nostri Termini & Informativa sulla privacy.
We’re growing Our team in Parma (Italy) is seeking a Sr. ASIC Design Engineer.
La preghiamo di leggere attentamente le informazioni contenute in questo annuncio di lavoro per comprendere esattamente cosa ci si aspetta dai potenziali candidati.
Responsibilities:
Developing micro-architecture specifications for a next generation Computer Vision processor;
Designing and implementing Verilog/SytemVerilog modules for cutting edge SOCs. Examples of such modules include:
Video compression logic
Image processing logic
Vector processors
Device / Memory controllers
Design integration, logic synthesis, and design optimization for timing, area and power;
Developing front-end methodologies and tool flows;
Requirements:
Master’s degree in Electrical Engineering with 0-4 years of experience;
Very good understanding of VLSI/ASIC design, Computer architecture and Logic design;
Good knowledge and experience in using hardware description languages (Verilog/SystemVerilog);
Ability to program in scripting languages, like Python and Perl;
Knowledge of design verification, and functional coverage;
Strong communication skills and a good team player;
Knowledge of logic synthesis xlwpduy and timing closure is a must
Knowledge and/or experience in the areas of Image/Video processing, computer vision, machine learning are plus;
As an Equal Opportunity/Affirmative Action Employer, Vislab and Ambarella recruit qualified applicants without regard to race, color, national origin, sex, physical disability, or veteran status.
La preghiamo di leggere attentamente le informazioni contenute in questo annuncio di lavoro per comprendere esattamente cosa ci si aspetta dai potenziali candidati.
Responsibilities:
Developing micro-architecture specifications for a next generation Computer Vision processor;
Designing and implementing Verilog/SytemVerilog modules for cutting edge SOCs. Examples of such modules include:
Video compression logic
Image processing logic
Vector processors
Device / Memory controllers
Design integration, logic synthesis, and design optimization for timing, area and power;
Developing front-end methodologies and tool flows;
Requirements:
Master’s degree in Electrical Engineering with 0-4 years of experience;
Very good understanding of VLSI/ASIC design, Computer architecture and Logic design;
Good knowledge and experience in using hardware description languages (Verilog/SystemVerilog);
Ability to program in scripting languages, like Python and Perl;
Knowledge of design verification, and functional coverage;
Strong communication skills and a good team player;
Knowledge of logic synthesis xlwpduy and timing closure is a must
Knowledge and/or experience in the areas of Image/Video processing, computer vision, machine learning are plus;
As an Equal Opportunity/Affirmative Action Employer, Vislab and Ambarella recruit qualified applicants without regard to race, color, national origin, sex, physical disability, or veteran status.