Lavori attuali relativi a Digital Backend Design Engineer - Pavia PV - Inventvm Semiconductor

  • Digital Backend Design Engineer

    1 mese fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies. ...

  • Digital Backend Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies....

  • Digital Design Engineer

    2 mesi fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows. Responsibilities include: Data path design: arithmetic functions, FIR / IIR design, signal processing...

  • ASIC Digital Design, Sr Engineer

    2 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products....

  • Digital Design Engineer

    4 settimane fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows. Responsibilities include: Data path design: arithmetic functions, FIR / IIR design, signal processing...

  • ASIC Digital Design, Sr Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...

  • Digital Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • ASIC Digital Design Engineer, Staff

    2 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    2 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • Digital Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows.Responsibilities include:Data path design: arithmetic functions, FIR / IIR design, signal processing...

  • Physical Design Engineer, Sr. Staff

    2 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...

  • Physical Design Engineer, Sr. Staff

    6 giorni fa

    Pavia (PV), Italia Synopsys, Inc. A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...

  • Digital Verification Engineer, Principal

    2 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    Synopsys is seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products. ...

  • Digital Verification, Staff Engineer

    3 mesi fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    3 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    1 giorno fa

    Pavia, Italia Synopsys, Inc. A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • Analog Design Engineer

    1 mese fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Analog Design Engineer to design audio and/or power management circuit blocks using state-of-the-art IC design methodologies and design flows. ...

  • Analog Design Engineer, Principal

    2 mesi fa

    Pavia (PV), Italia Marvell Technology A tempo pieno

    Analog Design Engineer, Principal Locations: Pavia, Italy Time Type: Full time Posted on: Posted 2 Days Ago Job Requisition ID: 2402275 About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our...

Digital Backend Design Engineer

2 mesi fa

Pavia PV, Italia Inventvm Semiconductor A tempo pieno

From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to

INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies.

Responsibilities:

Implement full P&R flow of digital blocks (hierarchical level blocks & top level) from RTL to GDSII, which includes

  • Synthesis and equivalence check
  • Place & Route
  • Clock Tree Synthesis
  • STA
  • DFT and ATPG
  • Final signoff: physical verification (DRC, LVS, ANT, etc)

Required qualifications:

  • Master’s Degree in Electrical Engineering / Microelectronics or equivalent
  • At least 1 year of work experience in automatic Place & Route, block level and top
  • Knowledge in digital design and semiconductor fundamentals
  • Knowledge of scripting languages (Perl, Tcl/Tk)
  • Knowledge of one or more steps of the digital design implementation flow (Synthesis, STA, DFT, P&R, equivalence check, CDC)
  • Fluent English communication skills
  • Proactive teamwork attitude
  • Curiosity, ingenuity, passion to develop the best products in their class

Desirable qualifications:

  • Knowledge of the various aspects and considerations of Place & Route in full chip and block level flows from RTL to GDS (floor plan, circuit, IR drop and EM prevention, etc)
  • Experience with Cadence P&R flow and tools

There is no upper limit in the seniority of this career opportunity, the candidate will be offered the most suitable position ranging from Junior contributor to Principal as adequate.
All INVENTVM positions offer a stake in the company equity that also entitles to receive dividends, competitive benefits, sustainable work logistics aimed in balancing personal life and project deadlines.

#J-18808-Ljbffr