Digital Verification, Staff Engineer

2 settimane fa

Pavia PV, Italia Synopsys A tempo pieno

We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products.

Strong theoretical and practical background in high-speed serializer and data recovery circuits is a strong plus. The position offers an excellent opportunity to work with an expert team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips.

The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on-the-job training and assignments. The work is very challenging, not only given the constant technological changes but also given the ownership and the need to charter unknown waters.

Key Qualifications:

BSEE or MSEE plus a minimum of 4 years of digital design and verification experience in the industry

Good experience in writing block-level test-cases including constrained directed random tests

Must be familiar with Verilog and VCS. Good knowledge of back-end synthesis tools DC/PT is required

Must have knowledge of digital design methodologies, ATE production testing, DFT insertion, Synthesis constraints and flows

Scripting experience in Shell, Perl, Python and TCL is a plus

Good theoretical and practical understanding of digital signal processing and data recovery circuits is required

Good communication skills for interacting between different design groups and customer support teams are required

Must be self-motivated, proactive, and able to balance good design quality while meeting tight deadlines

Resolves issues in creative ways and exercises independent judgment in selecting methods and techniques to obtain solutions

May guide more junior peers with aspects of their job. Networks with senior internal and external personnel in own area of expertise

Must exhibit ability to produce good results as an individual and team contributor

Preferred Experience

RTL coding, modeling of analog blocks, and writing complex system-level test-benches in Verilog

Defining synthesis design constraints and resolving STA issues as well as gate-level simulation failures

Defining Clock/Reset domain crossing design constraints and evaluating violations using CDC/RDC tools

Enhancing and maintaining existing SERDES PHY IPs supporting multiple protocols

Interacting with Application Engineers for customer support and resolving technical issues with Analog and P&R teams.

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

#J-18808-Ljbffr

  • Digital Verification Engineer

    2 settimane fa

    Pavia, Lombardia, Italia Synopsys A tempo pieno

    Senior Digital Verification EngineerWe are seeking a highly skilled and innovative digital verification engineer to join our team at Synopsys. As a key member of our mixed-signal design and verification team, you will be responsible for verifying current and next-generation PAM-based SerDes products.Main Responsibilities:Design and develop modular...

  • Digital Verification Engineer

    2 settimane fa

    Pavia, Lombardia, Italia Synopsys A tempo pieno

    Job Title: ASIC Digital Verification Sr EngineerWe are seeking a highly skilled digital verification engineer to join our team at Synopsys. As a key member of our mixed-signal design and verification team, you will be responsible for verifying high-speed digital designs and contributing to the development of innovative verification solutions.Main...

  • Digital Verification Engineer, Sr. Staff

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • Digital Verification Engineer, Sr. Staff

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • ASIC Digital Verification, Sr Staff Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • ASIC Digital Verification, Sr Staff Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • Senior Digital Verification Engineer

    2 settimane fa

    Pavia, Lombardia, Italia Synopsys A tempo pieno

    We are seeking a highly skilled digital verification engineer to join our team at Synopsys. The ideal candidate will have exceptional knowledge in the verification of high-speed digital designs and will be working as part of a highly experienced mixed-signal design and verification team.The position offers an excellent opportunity to work with a skilled team...

  • Digital Verification Engineer, Principal

    1 settimana fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • Digital Verification Engineer, Principal

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team, and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • ASIC Digital Verification Sr Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products.The...

  • Digital Verification Engineer for High-Speed Designs

    2 settimane fa

    Pavia, Lombardia, Italia Synopsys A tempo pieno

    We are seeking a highly skilled digital verification engineer to join our team at Synopsys. The ideal candidate will have exceptional knowledge in the verification of high-speed digital designs and will be working as part of a highly experienced mixed-signal design and verification team.The position offers an excellent opportunity to work with a skilled team...

  • Digital Design Engineer

    1 settimana fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    2 settimane fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    2 settimane fa

    Pavia, Lombardia, Italia Synopsys A tempo pieno

    {"h1": "Senior Digital Design Engineer", "p": "We are seeking a highly motivated and innovative digital design engineer with expertise in ASIC development flow. The ideal candidate will work as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and...

  • ASIC Digital Design, Staff Engineer

    1 settimana fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    5 giorni fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Sr Engineer

    2 giorni fa

    Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...

  • Lab IC Verification Engineer

    6 giorni fa

    Pavia, Lombardia, Italia Ams Osram A tempo pieno

    We are seeking a highly skilled Lab IC Verification Engineer to join our team at Ams Osram. As a key member of our design team, you will be responsible for ensuring the quality and reliability of our ICs through thorough characterization and validation.Key Responsibilities:Support the design team during the development phase to ensure adequate testability in...

  • Layout Design, Sr Staff Engineer

    1 settimana fa

    Pavia, Italia Synopsys A tempo pieno

    As Layout Design Sr Staff Engineer you will contribute in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest technology nodes.In your role you will be responsible for taking on top-level...