ASIC Digital Design, Sr Engineer

2 mesi fa


Pavia, Italia Synopsys A tempo pieno

Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.


Key responsibilities:
  1. Study standard specifications published by JEDEC
  2. Define micro architecture at block level based on IP architecture
  3. Work on RTL design based on predefined coding style, SVA is included
  4. Clean RTL check violations in lint, CDC, DFT and synthesis
  5. Run block level test to speed up IP verification
  6. Work with verification to debug and fix RTL issues
  7. Check synthesis timing and improve RTL design if required

Required Skills:
  1. 1-year of relevant IP design experience
  2. Desire to learn and explore new technologies
  3. Demonstrate good investigation and problem-solving skills
  4. Be familiar with IP design flow and good at RTL design
  5. Solid RTL debug capability
  6. Knowledge in HBM/DDR and interface technologies such as UCie, PCIe, USB is a plus
  7. Knowledge in FrontEnd and/or BackEnd synthesis is a plus
#J-18808-Ljbffr

  • Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...


  • Pavia (PV), Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products....


  • Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia, Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...


  • Pavia, Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...


  • Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia (PV), Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...


  • Pavia (PV), Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...


  • Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies....

  • Digital Design Engineer

    4 settimane fa


    Pavia, Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows.Responsibilities include:Data path design: arithmetic functions, FIR / IIR design, signal processing...

  • Digital Design Engineer

    4 settimane fa


    Pavia, Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows. Responsibilities include: Data path design: arithmetic functions, FIR / IIR design, signal processing...


  • Pavia, Italia Synopsys A tempo pieno

    As Layout Design Sr Staff Engineer you will contribute in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest technology nodes.In your role you will be responsible for taking on top-level...


  • Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...


  • Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...


  • Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • Digital Design Engineer

    4 settimane fa


    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    INVENTVM is actively seeking a Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using state-of-the-art IC design methodologies and design flows. Responsibilities include: Data path design: arithmetic functions, FIR / IIR design, signal processing...


  • Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to INVENTVM is actively seeking a Digital Backend Design Engineer with previous experience in IC digital design implementation flows for state-of-the-art products and technologies. Responsibilities: Implement full...