Physical Design Engineer, Sr. Staff

1 mese fa

Pavia, Italia Synopsys A tempo pieno

As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies with a specific focus on very advanced high speed SERDES platforms.

In this role, you will be responsible for the Physical Implementation of high-speed interface IPs and test-chips, driving all aspects from RTL to GDS including timing and physical sign-off. You will work in close interaction and collaborative teamwork with multiple functional groups (front end digital, analog design and layout, CAD) and the product team.

The successful candidate will have the following qualifications:

  • 10+ years of digital or physical design experience with recent contributions to project tape-outs, as a technical driver and/or project head.
  • Intimate understanding of the full design cycle from RTL to GDSII, including chip level.
  • Experience with advanced FinFET nodes, TSMC 16 nanometer or below, including low-power design techniques.
  • A solid engineering understanding of the underlying concepts of digital design and architecture, implementation flows, and physical and timing signoff.
  • Development of timing constraints and design architectures to ensure on-time delivery, and to meet or exceed power and area targets.
  • Excellent communication skills, ability to think and communicate at different levels of abstraction, with peer groups as well as customers.
  • Methodology guided with excellent software and scripting skills (Perl, Tcl, Python); understanding of CAD automation methods.
  • Solid understanding of the challenges inherent in analog/digital interfaces.
  • Autonomous, and able to cope with interrupts.

Key Qualifications:

  • MSEE and 8+ years or BSEE and 10+ years.
  • Previous project leadership experience.
  • Solid understanding of digital/mixed signal verification flows and SOC integration challenges.
  • Ability to travel internationally as required.

Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities, meet unique performance, power, and size requirements of their target applications, and get differentiated products to market quickly with reduced risk.

#J-18808-Ljbffr

  • Physical Design Engineer, Sr. Staff

    1 mese fa

    Pavia (PV), Italia Synopsys A tempo pieno

    As an ASIC Physical Implementation, Sr Staff Engineer, the successful candidate will work on a variety of advanced SERDES developments including the latest 56/112/224G standards. The digital implementation organization is seeking a motivated person responsible for the physical implementation of complex IPs and testchips across multiple process technologies...

  • Layout Design, Sr Staff Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    As Layout Design Sr Staff Engineer you will contribute in the development of advanced analog integrated circuit designs using best-in-class Synopsys suite of tools. You will be working with local and global teams in developing layout for complex mixed-signal designs in the latest technology nodes.In your role you will be responsible for taking on top-level...

  • Analog Design, Staff Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    We're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...

  • Analog Design, Staff Engineer

    2 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    We're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you?In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...

  • Analog Design, Staff Engineer

    1 mese fa

    Pavia (PV), Italia Synopsys A tempo pieno

    We're looking for an Analog Design Engineer, Staff to join our team. Does this sound like a good role for you? In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process...

  • Digital Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • Digital Design Engineer

    1 mese fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of products using...

  • ASIC Digital Design, Sr Engineer

    4 settimane fa

    Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...

  • Digital Design Engineer

    2 settimane fa

    Pavia (PV), Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Digital Design Engineer to design and develop high-speed and low power digital circuits for the digital signal processing core and control logic of...

  • ASIC Digital Design, Sr Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products.Key...

  • Analog Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Analog Design Engineer to design audio and/or power management circuit blocks using state-of-the-art IC design methodologies and design flows....

  • Analog Design Engineer

    2 mesi fa

    Pavia, Italia Inventvm Semiconductor A tempo pieno

    From Master Thesys or PhD sponsorship to taking the next step forward in your career: if you are interested in learning more, send your resume to careers@inventvm.com INVENTVM is actively seeking a Senior Analog Design Engineer to design audio and/or power management circuit blocks using state-of-the-art IC design methodologies and design flows....

  • ASIC Digital Design, Sr Engineer

    1 mese fa

    Pavia (PV), Italia Synopsys A tempo pieno

    Seeking a highly motivated and innovative design engineer with background in high-speed protocols. Working as part of an experienced digital design and verification team. The position offers an excellent opportunity to work with experts on several fields. The candidate will be involved at specify, design and implement phases of state-of-the-art products....

  • Digital Verification Engineer, Sr. Staff

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    Synopsys is seeking for a highly motivated and innovative digital verification engineer with exceptional knowledge in the verification of high-speed digital designs. The candidate would be working as part of a highly experienced mixed-signal design and verification team and will be involved in verifying current and next generation PAM-based SerDes products....

  • Analog Design Engineer, Staff

    1 mese fa

    Pavia (PV), Italia Marvell A tempo pieno

    About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire...

  • ASIC Digital Design Engineer, Staff

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design, Staff Engineer

    2 mesi fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...

  • ASIC Digital Design Engineer, Staff

    5 giorni fa

    Pavia, Italia Synopsys A tempo pieno

    We are seeking a highly motivated and innovative digital design engineer with knowledge of ASIC development flow. The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation PAM-based SerDes products. Strong theoretical and practical background in high-speed serializer...