Analog Design Engr

3 settimane fa


Pavia, Italia Synopsys A tempo pieno

42561BR
- ITALY - Pavia

**Job Description and Requirements**
- We're looking for an
- **Analog Design Engineer** to join our team. Does this sound like a good role for you?
- In this role, you will work on the design, development, and refinement of Multi-Gbps PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team, developing high speed analog integrated circuits in the latest FinFET process nodes. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team. Job Responsibilities
- Investigate and contribute developing circuit architectures that address architectural bottlenecks and drive to revolutionary improvements in power, area and performance targets.
- Oversee physical layout to minimize the effect of parasitics, device stress, and process variation.
- Document design features and test plans.
- Consult on the overall electrical characterization of the SerDes IP product. Investigate customer silicon data for design enhancements. Propose solutions for post-silicon design updates.

Job Requirements
- PhD, or MSc with 2+ years of practical analog IC design experience. Degree in Electrical Engineering or similar.
- Understanding of transistor level circuit design - sound CMOS design fundamentals.
- Design experience with at least one sub-circuit relevant to SerDes: receive equalizers, samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DAC

Experience in the following aspects of the design process is considered as a plus:

- Understanding of layout effects (i.e. matching, reliability, proximity effects, etc.).
- Knowledgeable in Verilog-A for analog behavioral modeling
- Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is a nice to have.
- At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
- Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability._

**Job Category**
- Engineering

**Country**
- Italy

**Job Subcategory**
- Analog Design

**Hire Type**
- Employee



  • Pavia, Italia Infineon Technologies Ag A tempo pieno

    Thesis topic: "Self-Adjusted Adaptive Dead Time" You will join a team of experts to write your thesis and improve your knowledge. You will help define a fully integrated solution, able to self-regulate the dead time in a gate driver architecture. During this experience, you will: Be exposed to the architecture definition , design , and layout of a...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Thesis topic: “15V to 1.8V (3.3V) Linear Converter” You will join a team of experts to develop your thesis and improve your knowledge. You will work on the design of a specific circuit while integrating an international and diverse environment. During this experience, you will:Be exposed to the architecture definition, design, and layout of LDO...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Thesis topic: “Self-Short Circuit Detection and Protection” You will join a team of experts to write your thesis and improve your expertise in the field. You will work on defining a fully integrated solution in a gate driver architecture, able to self-detect short circuit events in an inverter leg. During this experience, you will: Be exposed to the...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Thesis topic: “Self-Adjusted Adaptive Dead Time” You will join a team of experts to write your thesis and improve your knowledge. You will help define a fully integrated solution, able to self-regulate the dead time in a gate driver architecture. During this experience, you will:Be exposed to the architecture definition, design, and layout of a...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Are you eager to apply your skills and work alongside top experts in your field? Our R&D Center in Pavia is looking for driven master's students who are passionate about shaping the future. If this sounds like you, we encourage you to apply and join a great place to work. Thesis topic: “15V to ( Linear Converter” You will join a team of experts to...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Would you like to put your expertise into action and work with leading professionals in your field? Our R&D Center in Pavia is looking for ambitious master's students dedicated to influencing our world's future. If this sounds like you, we invite you to apply now and become part of our innovative team! Thesis topic: “Self-Adjusted Adaptive Dead Time” ...


  • Pavia, Italia Infineon Technologies Ag A tempo pieno

    Thesis topic: "Test Methods for Industrial Application" You will join a team of experts to write your thesis and develop your skills. You will work on the design of a specific circuit while integrating a multinational and fast-paced environment. During this experience, you will: Work on the design of a digital circuit (including scan logic) to facilitate...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Thesis topic: “Test Methods for Industrial Application” You will join a team of experts to write your thesis and develop your skills. You will work on the design of a specific circuit while integrating a multinational and fast-paced environment. During this experience, you will: Work on the design of a digital circuit (including scan logic) to...


  • Pavia, Italia Synopsys A tempo pieno

    Come and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. As a SERDES Senior Silicon Validation Engineer working in a lab environment, you will be responsible for product qualification and compliance to supported standards/specifications. You will be part of an R&D team...


  • Pavia (PV), Italia Ams Osram A tempo pieno

    The Image Sensor Solutions business aims to become the uncontested leader in optical imaging solutions extending human vision. ISS products are mainly produced in Austria and Singapore. Verification of integrated mixed signal and digital blocks and CMOS IC’s Creation of verification plans for mixed signal or digital devices Development of verification...


  • Pavia, Italia Infineon Technologies A tempo pieno

    Thesis topic: “MATLAB-based interface for board connectivity automation” During this experience, you will be able to:Familiarize yourself with Infineon’s components for testing; Develop a new MATLAB-based interface to enable the automatic connectivity between lab equipment and Device Under Test; Exchange expertise and collaborate with a team of...


  • Pavia di Udine, Italia Bosch Group A tempo pieno

    Descrizione dell'azienda **At Bosch, we care; for you, our business, and our environment.** Let’s turn visions into reality. At Bosch, we shape the future by inventing high-quality technologies and services that spark enthusiasm and enrich people’s lives. Our areas of activity are every bit as diverse as our outstanding Bosch-teams around the world....