Senior Ams Verification Engineer
6 giorni fa
About Analog Devices Analog Devices, Inc. (NASDAQ : ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge.ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world.With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's PossibleTM.Position OverviewWe are seeking an ambitious Senior AMS Verification Engineer to provide support to our Power Solution Group located at Analog Devices, Assago (Italy).The candidate will be self-motivated and will join an experienced verification team and work effectively within a group of Analog designers, Digital designers, DMS Verification Engineers, Test Engineers, and Application Engineers.The candidate will be involved from the definition phase, through Verification Plan creation and specification coverage, testbenches creation, top-level AMS simulations, reporting and sign-off of Automotive and Industrial Power products.ResponsibilitiesActively participate in Product Definition meetings to learn the device features and specifications and turn these into verification items.Verification Plan creation, coverage definition, AMD / DMS coverage partitioning to achieve full coverage of the device.Prepare the AMS Verification environment and support analog designers for top-level AMS simulations.Prepare SystemVerilog testbenches to fulfill spec coverage and operating scenarios.Coordinate meetings with designers and DMS Verification engineers to track the verification progress.RequirementsMSEE with 5+ years of relevant industry experience and a solid background in AMS Verification.Good knowledge of analog design for both linear and switching systems.Proficiency in SystemVerilog.UVM knowledge is a plus.Vmanager knowledge is a plus.Cadence Virtuoso design environment knowledge, including ADE, SimVision, and Xcelium platform knowledge.Analog blocks modeling in VerilogAMS and SystemVerilog.Good written and verbal communication skills (English).Strong documentation practices.Ability to carry out verification assignments with minimum supervision.Motivation to learn.Why you will like working at ADIWe place great value on individual judgment.We allow our employees the freedom to explore new ideas and the autonomy to determine how to best achieve business goals and objectives.We emphasize professional development and mentoring.Above all, we recognize that the personal goals of our employees and the company's goals are closely related and must support each other.Job Req Type: Experienced; Travel: Yes, 10% of the time; Shift Type: 1st Shift / Days#J-*****-Ljbffr
-
Senior Design Verification Engineer
2 settimane fa
Lazio, Italia Ic Resources A tempo pienoSenior Design Verification Engineer - RomeI am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge So C designs that will shape the future of AI, HPC, and other advanced...
-
Senior Design Verification Engineer
1 settimana fa
Lazio, Italia Ic Resources A tempo pienoPrincipal Recruitment Consultant at IC Resources - Semiconductor Engineering divisionI am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge SoC designs that will shape...
-
Senior Formal Verification Engineer
4 giorni fa
Lazio, Italia Openchip & Software Technologies A tempo pienoAs a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.ResponsibilitiesWork closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification that correct formal techniques are used appropriately to improve...
-
Mixed-Signal Verification Engineer: Ams/Pmu Focus
2 settimane fa
Lazio, Italia Altro A tempo pienoAbout the Role: We are seeking a Principal Verification Engineer to lead functional verification for complex SoC/IP architectures.You will collaborate across architecture, design, physical implementation, and software teams, driving verification methodology, execution, and closure.Key Responsibilities: - Analyse system and architecture specifications to...
-
Senior Formal Verification Engineer...
23 ore fa
Lazio, Italia Openchip & Software Technologies A tempo pienoAs a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification that correct formal techniques are used appropriately to...
-
Senior Verification Engineer: Soc
6 giorni fa
Lazio, Italia Openchip And Software Technologies Sl A tempo pienoA technology firm in Rome seeks a Senior Functional Verification Engineer who will interface with architecture, design, physical implementation, and software teams.You will develop verification environments and execute verification plans using SystemVerilog and UVM.The ideal candidate has a Master's degree, 7+ years of relevant experience, and strong...
-
Senior Engineer Functional Verification
6 giorni fa
Lazio, Italia Altro A tempo pienoThe Role : As a Senior Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW / SW Co-Debug Simulation Acceleration support.Key Responsibilities :Reading and...
-
Senior Formal Verification Engineer
23 ore fa
Lazio, Italia Openchip & Software Technologies A tempo pienoThe Role: As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification so that correct formal techniques are used...
-
Senior Asic Verification Engineer
7 giorni fa
Lazio, Italia Amazon A tempo pienoA leading technology firm in Pisa is seeking an ASIC Verification Engineer to join their Camera ASIC Team.The role involves developing models for testing, rigorous debugging, and building comprehensive test plans.Candidates should have a strong background in Electrical Engineering or a related field, coupled with experience in system verification and...
-
Senior Soc Verification Engineer
6 giorni fa
Lazio, Italia Ic Resources A tempo pienoA leading semiconductor firm in Rome is seeking a Senior Design Verification Engineer to join their multicultural team.This role involves working on cutting-edge SoC designs that influence AI and HPC.Candidates must possess a Master's degree and proven experience in 3 successful tapeouts, with expertise in UVM / System Verilog.The position offers a hybrid...
