Senior Design Verification Engineer

2 giorni fa


Lazio, Italia Luxoft A tempo pieno

We are passionate about transforming lives through cutting-edge technology, enriching industries, communities, and the world. Our mission is to create exceptional products that drive next-generation computing experiences, serving as the foundation for data centers, artificial intelligence, PCs, gaming, and embedded systems.At the core of our mission lies a culture of innovation. We challenge boundaries to solve some of the world's most critical problems. We are committed to execution excellence, fostering a culture of openness, humility, collaboration, and inclusivity, valuing diverse perspectives along the way.As Design Verification Engineer, you will join leading-edge team responsible for the verification of advanced interconnect systems in state-of-the-art microprocessors. This role focuses on ensuring the functionality, performance, and reliability of high-bandwidth data communication architectures.We are looking for someone who has a passion for modern, complex processor architecture, digital design, and verification in general. Who are a team player and has good communication skills, strong analytical and problem-solving skills and willing to learn and ready to accept challenges.ResponsibilitiesPerform pre-Silicon Verification of next generation high performance Microprocessor designs and related IPsDevelop, document and execute on verification test plans at unit level of design hierarchyDevelop high level language testbench components including stimulus drivers, behavioral models, monitors and checkers in System VerilogDevelop, simulate and debug directed/random stimulus to ensure design functionality according to specificationsQualificationsMinimum of 5 years experience in Digital Design VerificationStrong skills with System Verilog and UVM. Good skills with VerilogExposure to both maintaining an existing Verification Environment as well as creating one from scratchExperience with functional verification tools by VCS, Cadence, Mentor GraphicsExperience working in a Unix/Linux environmentGood scripting skills (Perl, Shell, Ruby)



  • Lazio, Italia Ic Resources A tempo pieno

    Senior Design Verification Engineer - Rome I am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge SoC designs that will shape the future of AI, HPC, and other advanced...


  • Lazio, Italia Ic Resources A tempo pieno

    Senior Design Verification Engineer - RomeI am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge So C designs that will shape the future of AI, HPC, and other advanced...


  • Lazio, Italia Ic Resources A tempo pieno

    Senior Design Verification Engineer - RomeI am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge So C designs that will shape the future of AI, HPC, and other advanced...


  • Lazio, Italia Luxoft A tempo pieno

    Senior Design Verification Engineer - Data Fabric Systems As Design Verification Engineer, you will join a leading-edge team responsible for the verification of advanced interconnect systems in state-of-the-art microprocessors.This role focuses on ensuring the functionality, performance, and reliability ofores high-bandwidth data communication...


  • Lazio, Italia Luxoft A tempo pieno

    Senior Design Verification Engineer - Data Fabric SystemsAs Design Verification Engineer, you will join a leading-edge team responsible for the verification of advanced interconnect systems in state-of-the-art microprocessors.This role focuses on ensuring the functionality, performance, and reliability ofores high-bandwidth data communication...


  • Lazio, Italia Luxoft A tempo pieno

    A leading IT consulting firm is seeking a Senior Design Verification Engineer to join their team in Rome.In this role, you'll focus on verifying advanced interconnect systems in state-of-the-art microprocessors.The ideal candidate will have at least 5 years of experience in Digital Design Verification, strong skills in SystemVerilog and UVM, and familiarity...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.ResponsibilitiesWork closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification that correct formal techniques are used appropriately to improve...


  • Lazio, Italia Analog Devices, Inc. A tempo pieno

    Senior AMS Verification Engineer page is loaded## Senior AMS Verification Engineerlocations:Italy, Milan, Assagotime type:Full timeposted on:Posted Yesterdayjob requisition id:R********About Analog Devices**Analog Devices, Inc. (NASDAQ:) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification that correct formal techniques are used appropriately to...


  • Lazio, Italia Analog Devices A tempo pieno

    A leading semiconductor company located in Assago, Italy, is seeking a Senior AMS Verification Engineer with over 5 years of relevant experience.This role involves participating in product definition, creating verification plans, and preparing testbenches in SystemVerilog.The ideal candidate will have a strong background in AMS Verification and analog...