Senior Ams Verification Engineer

5 ore fa


Lazio, Italia Analog Devices A tempo pieno

A leading semiconductor company located in Assago, Italy, is seeking a Senior AMS Verification Engineer with over 5 years of relevant experience.This role involves participating in product definition, creating verification plans, and preparing testbenches in SystemVerilog.The ideal candidate will have a strong background in AMS Verification and analog design, with proficiency in Cadence Virtuoso and a passion for continuous learning.Join a company that values individual judgment, professional development, and collaborative teamwork.#J-*****-Ljbffr



  • Lazio, Italia Analog Devices A tempo pieno

    About Analog Devices Analog Devices, Inc. (NASDAQ : ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge.ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change,...


  • Lazio, Italia Ic Resources A tempo pieno

    Principal Recruitment Consultant at IC Resources - Semiconductor Engineering divisionI am seeking a highly experienced Senior Verification Engineer to join a leading organisation at the forefront of semiconductor innovation.This is an exceptional opportunity to be part of a dynamic and multicultural team, working on cutting-edge SoC designs that will shape...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.ResponsibilitiesWork closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification that correct formal techniques are used appropriately to improve...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification that correct formal techniques are used appropriately to...


  • Lazio, Italia Openchip And Software Technologies Sl A tempo pieno

    A technology firm in Rome seeks a Senior Functional Verification Engineer who will interface with architecture, design, physical implementation, and software teams.You will develop verification environments and execute verification plans using SystemVerilog and UVM.The ideal candidate has a Master's degree, 7+ years of relevant experience, and strong...


  • Lazio, Italia Altro A tempo pieno

    The Role : As a Senior Functional Verification Engineer you will be interfacing with architecture design physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work may involve high-level modelling UVM HW / SW Co-Debug Simulation Acceleration support.Key Responsibilities :Reading and...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    The Role:As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:Work closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification so that correct formal techniques are used...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    The Role: As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification so that correct formal techniques are used...


  • Lazio, Italia Amazon A tempo pieno

    A leading technology firm in Pisa is seeking an ASIC Verification Engineer to join their Camera ASIC Team.The role involves developing models for testing, rigorous debugging, and building comprehensive test plans.Candidates should have a strong background in Electrical Engineering or a related field, coupled with experience in system verification and...


  • Lazio, Italia Ic Resources A tempo pieno

    A leading semiconductor firm in Rome is seeking a Senior Design Verification Engineer to join their multicultural team.This role involves working on cutting-edge SoC designs that influence AI and HPC.Candidates must possess a Master's degree and proven experience in 3 successful tapeouts, with expertise in UVM / System Verilog.The position offers a hybrid...