Hybrid-Work Control Software Verification Engineer

6 giorni fa


Lazio, Italia Energy Consulting Group A tempo pieno

A leading aerospace firm in Rivalta di Torino is seeking a Control Software - V&V Engineer to perform validation and verification activities on critical control software.The ideal candidate will have a Master's degree in Engineering, experience in control software verification, and strong skills in software design and development.The role involves working collaboratively with teams and contributing to the quality of software for safety-critical systems.Opportunities for smart working and a variety of employee benefits are offered.#J-*****-Ljbffr



  • Lazio, Italia Avio Aero A tempo pieno

    A leading aerospace company located in Piemonte, Italy, is seeking a Control Software - Verification & Validation (V&V) Engineer.The ideal candidate will manage verification activities for safety-critical software, possess a Master's in Engineering, and have proficiency in DO-178C.The role promotes hybrid work arrangements and values employee...

  • Control Software

    3 giorni fa


    Lazio, Italia Avio Aero A tempo pieno

    Control Software - Verification & Validation (V&V) Engineer Join to apply for the Control Software - Verification & Validation (V&V) Engineer role at Avio AeroJob Description SummaryAt Avio Aero, a GE Aerospace company, we invent the future of flight, lift people up, and bring them home safely.We are a world-leading provider specializing in the design,...

  • Control Software

    6 giorni fa


    Lazio, Italia Energy Consulting Group A tempo pieno

    Job Description Summary At Avio Aero, a GE Aerospace company, we invent the future of flight, lift people up, and bring them home safely.We are a world-leading provider specializing in the design, production, and maintenance of components and propulsion systems for both civil and military aviation.Respect for people is core to our culture and commitment to...


  • Lazio, Italia Informatica Software A tempo pieno

    Una società di consulenza tecnologica cerca un Software Verification & Validation Engineer per il settore Aerospace & Defence a Milano.La posizione richiede una laurea in Informatica, 4 anni di esperienza in verifica software, conoscenza approfondita dello standard DO-178B e strumenti come VectorCast.Offriamo un buon clima lavorativo e vari benefit, tra cui...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification that correct formal techniques are used appropriately to...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.ResponsibilitiesWork closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification that correct formal techniques are used appropriately to improve...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    The Role:As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:Work closely with system architects and design team to establish formal verification environment and settingGuide the use of formal verification so that correct formal techniques are used...


  • Lazio, Italia Openchip & Software Technologies A tempo pieno

    The Role: As a Senior Formal Verification Engineer, you will contribute to defining and leading the formal verification strategy for our systems.Responsibilities:- Work closely with system architects and design team to establish formal verification environment and setting- Guide the use of formal verification so that correct formal techniques are used...


  • Lazio, Italia Altro A tempo pieno

    Design and execute functional verification plans for complex SoC or IP, utilizing SystemVerilog, UVM, and other tools, in a hybrid work environment.


  • Lazio, Italia Altro A tempo pieno

    The Role As a Functional Verification Principal Engineer, you will be interfacing with architecture, design, physical implementation and software teams in order to make sure that the systems are performing to the highest level.Your work will involve high-level modelling, UVM, HW / SW Co-Debug, Simulation Acceleration support.Key ResponsibilitiesReading and...